SPICE Simulators
Ngspice - Does not have schematic view. Input is command line / netlist based.
XSchem - SPICE schematic capture and simulation software. It can also generate HDL netlist from the schematic.
Xyce - SPICE-compatible, high-performance analog circuit simulator
eSim - EDA tool for circuit design, simulation, analysis and PCB design
IRSIM - Switch level simulator for digital circuits
Cppsim - CppSim automatically generates, compiles, and runs C++ code corresponding to the schematic design that you create
HDL Simulation/Synthesis
Verilator - Compiles Verilog or System Verilog into C++ for faster simulations
Icarus Verilog - Verilog simulation and synthesis tool
Veriwell Verilog simulator - Verilog simulator - supports only IEEE1364-1995 standard
Yosys - HDL synthesis tool chain
Qflow - HDL synthesis tool chain
Logic Simulation
Logisim - Digital Logic designer and circuit simulator
Digital - Digital Logic designer and circuit simulator and much more advanced features than logisim
Logic Circuit - Logic circuit simulator with an intiutive lab like GUI
Klayout - GDS and OASIS Layout viewing and editing
Magic - Layout viewing and editing tool
Electric - Comprehensive tool for integrated-circuit layout, DRC, simulation, routing
Qrouter - Layout Routing tool that can be used with the Qflow tool
Toped - IC layout editor supporting GDS, OASIS and CIF formats
Fairly Good Router - software for global routing, based on Lagrange Multipliers - an approach similar to what industry routers use
OpenTimer - A High-Performance Timing Analysis Tool for VLSI Systems
HiTas - STA tool with the ability to perform analysis at the transistor-level, cell-level or a mixture of the two.
Netgen - LVS
Standard Cell Placement
Dragon - standard-cell placement tool for both variable-die and fixed-die ASIC design
Miscellaneous
GTK Wave - GTK+ based wave viewer
Alliance/Coriolis VLSI CAD Tools - a complete toolchain for vlsi design. It provides a vhdl compiler and simulator, logic synthetiser, automatic place & route and portable cmos library.
ChipVault - a VHDL and Verilog Chip Design Organization tool
Please enable JavaScript to view the comments powered by Disqus.
Comments